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[571 ABSTRACT 
A computer system with reprogrammable hardware allow- 
ing dynamically allocating hardware resources for different 
functions and adaptability for different processors and dif- 
ferent operating platforms. All hardware resources are 
physically partitioned into system-user hardware and 
application-user hardware depending on the specific opera- 
tion requirements. A reprogrammable interface preferably 
interconnects the system-user hardware and application-user 
hardware. 
2 Claims, 5 Drawing Sheets 
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ELECTRONIC PROCESSING AND CONTROL 
SYSTEM WITH PROGRAMMABLE 
HARDWARE 
RELATED APPLICATIONS 
Hence, it is desirable to design a computer system with 
reprogrammable hardware so that the system can be repro- 
grammed to adapt to not only different applications with 
different hardware components but to different processors on 
s different platforms. It is also desirable to reduce the volume 
This application is a continuation of the U.S. patent and mass of the system for space missions and many other 
application Ser. No. 081813,777 now abandoned, filed on portable applications. 
Mar. 7, 1997, which claims the benefit of the U.S. Provi- It should be noted that the reprogrammability of the 
sional application No. 601013,041, filed on Mar. 8, 1996. hardware in accordance with the present invention is differ- 
The entirety of the U.S. Provisional application NO. 601013, 10 ent from the conventional ‘‘programmable hardware”, Prior- 
041 is incorporated herein by reference. art use of programmable hardware is to change the configu- 
rations of hardware during designing and testing a system, 
thus shortening the design cycle of the hardware. Prior-art 
ORIGIN OF THE INVENTION 
The invention described herein was made in the Perfor- systems as final products usually cannot be reconfigured in 
mance of work under a NASA contract and is subject to the is hardware without changing the hardware components. 
provisions of Public Law 96-517 (35 U.S.C. 202) in which A computer system incorporating a digital processor with 
a multichip module (“MCM’) is one system configuration the Contractor has elected to retain title. 
FIELD OF THE INVENTION for light and compact computer systems. A MCM system 
microprocessor and memory chips, by both planar integra- and a digital processing and control system. More tion and die stacking to form a compact and integrated specifically, the disclosure relates to a microprocessor-based system. For example, Alkalaj and Jarvis described a MCM system having reprogrammable hardware. based reduced instruction set computer (“RISC”) processor 
BACKGROUND AND SUMMARY OF THE having a complete 32-bit RISC processor, random access 
INVENTION 25 memory (“RAM”), electrically erasable programmable read 
Computer systems usually have hardware configured and Only and field-Programmable gate 
designated for specific applications. Apiece of hardware for arrays (FPGAs). See, ‘The and Implementation Of 
one application normally cannot be used for another appli- NASA’s~dvanced Flight Computing Module”, in Proceed- 
cation. For example, a personal computer may have devices ings Of the 1995 IEEE multichiP Conference, 
designated for cellular phone-related applications and 30 PP.40-44, February, 1995. They used a MCM with a mass 
devices designated for video-related applications, ne eel- less than 100 grams and a volume less than 1.5 cubic inches. 
lular phone-related hardware often cannot be used for video- Die stacking technology can be used to further increase 
related application and the video hardware usually cannot be hardware density in this type of system. This allows the 
used for cellular phone-related applications. system memory goals to be achieved within the given 
of computer processor (e.g., Intel’s Pentium processors) Tucker man et  ’1.3 ‘‘Laminated Memory: A New 
The present invention relates to a computer architecture 2o co,mbines a number Of circuits, e.g., a 
For another example, a platform configured for one type 35 constraints in an See, for 
cannot be used with another (e,g,, Motorola’s PowerPC 
processors), One conventional technique to upgrade hard- 
3-Dimensiona1 Packaging 
ceedings of the 1994 IEEE multichip 
for MCMs”, in Pro- 
Conference, 
March, 1994. ware is to replace a specific function hardware with newly 40 
designed hardware for that function. This needs to be done The inventors recognized that reprogrammability of a 
even when a minor change is made in the design. MCM based computer can be implemented at system level 
Such conventional systems have several limitations. For to render the computer system and For 
example, the physical size of the system is bulky since each example, the system hardware can be configured at different 
intended application such as cellular phone and video 45 stages of a space mission to Perform different applications 
requires designated devices and supporting system needed in each stage. The inventors further recognized that 
resources. Utilization of hardware resources is also ineffi- such an adaptable computer architecture can be widely 
cient since supporting system hardware designated for one applied to a variety of computer systems. In Particular, the 
application cannot be used for another application even computer architecture and systems are neither limited to 
though the former is not in use, leaving the designated 50 applications in space missions nor in computer systems 
supporting system hardware unused. Moreover, a conven- lmplemented in an MCM Packaging Paradigm. 
tional computer system is not adaptable in the sense that the The preferred computer system of the present invention 
hardware configured for one particular group of applications includes a microprocessor, a program memory having 
cannot be used for different applications. Furthermore, RAMS and programmable ROMs, a first programmable 
co-design of hardware and software for an optimized system 55 hardware unit for system configurations and operating 
performance is difficult in conventional systems. environment, a second programmable hardware unit for 
“faster, better, cheaper” missions. Different spacecraft mis- from the first Programmable hardware unit, and an input1 
sions have different tasks for data collection. Each task of output r‘I10”) system having a Plurality of devices. All Parts 
data collection involves the interface between instruments 60 are Preferably interconnected on a system bus. 
and the computer through specific task system hardware and It is one object of the invention to partition reprogram- 
software. In the past, conventional computer systems were mable hardware into a first plurality of components desig- 
used for control and data acquisitioniprocessing in many nated for system configurations and a second plurality of 
space missions. The system hardware was designed specifi- components designated for application implementations. An 
cally to meet the requirements of each mission. Therefore, a 65 interface is preferably used to interconnect the two different 
system for one mission may not be usable for another portions of reprogrammable hardware. This unique hard- 
mission. ware partition incorporated with the hardware programma- 
NASA’s new era of miniaturized spacecraft is aimed at application configurations based on the system resources 
5,835,734 
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bility allows for flexibility during both implementation and 
deployment cycles. 
It is another object of the invention to address mass and 
volume issues by combining MCM technology with repro- 
grammable hardware. This is not only for applications in 
space missions but also for many other portable applica- 
tions. The partitioning of the reprogrammable hardware into 
system hardware and application hardware allows easier 
implementation of time multiplexed hardware functions to 
be programmed when needed, enabling further mass and 
volume reductions over the original MCM mass reductions. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other advantages of the present invention will 
become more apparent in light of the following detailed 
description of the preferred embodiment thereof, as illus- 
trated in the accompanying drawings. 
FIG. 1 is a block diagram illustrating a preferred system 
architecture of the invention. 
FIG. 2 is a block diagram showing the system layout of 
a prototype computer system in accordance with the present 
invention. 
FIGS. 3a-3d are block diagrams showing devices for 
system-user hardware and application-user hardware imple- 
mented in the prototype system in accordance with the 
present invention. 
FIG. 4 is a schematic showing the prototype system 
package. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
System Architecture 
FIG. 1 shows a block diagram illustrating a preferred 
system architecture 100 of the present invention. A generic 
microprocessor 110 is connected to a program memory 120 
and programmable hardware 150 by a system bus 102. The 
bus 102 has a control line 104 for synchronization, an 
address line 106 for device selection and data location, and 
a data line 108 for transmission of data and instructions. 
Device 160 represents other components connected to the 
system bus 102, including I/O devices oriand one or more 
microprocessors. 
Both RISC processors and complex instruction set com- 
puter ("CISC") processors can be used as the processor 110 
in accordance with the invention. RISC processors are 
preferred herein to facilitate high data volume applications 
and efficient instruction execution. In particular, this system 
architecture can support different processors by an innova- 
tive use of the system-user programmable hardware through 
a hardware partitioning. 
The program memory 120 preferably can be partitioned to 
allow flexible memory allocation for different programs. A 
dynamically allocation mechanism also can be imple- 
mented. Anumber of memory devices can be included in the 
program memory 120, including but not limited to, RAM 
devices and reprogrammable ROM devices. The present 
invention preferably allows access to the memory devices 
(e.g., configuration memory units) in the programmable 
hardware 150. 
The programmable hardware 150 preferably has two 
parts, system-user programmable hardware 130 and 
application-user programmable hardware 140. The system- 
user programmable hardware 130 includes hardware com- 
ponents that are designated for system configurations and 
are accessible by a system user. For example, the system- 
user hardware can include the CPU, the memory, I/O com- 
4 
ponents for the CPU. The application-user programmable 
hardware 140 includes hardware components that are des- 
ignated for application configurations and are accessible by 
an application user. For example, video, CDROM drive, data 
s compression hardware can be partitioned as application-user 
hardware. In general, hardware partitioning is dependent on 
the specific system requirements. A system-user hardware 
for one system can be an application-user hardware for 
another system. This hardware partitioning architecture con- 
i o  trasts with the prior-art use of reprogrammable hardware 
including previous use of reprogrammable hardware in the 
MCM implementations. 
1. System-User Programmable Hardware 
The system-user programmable hardware 130 can be 
is configured by a system user so that different processors can 
be used, i.e., the system is processor-transparent. Therefore, 
the system architecture 100 can use a processor to its 
advantages depending on the requirements of an application. 
Also, this allows choosing a particular processor to match an 
20 application software that is needed for a task. 
There are a number of distinct system hardware functions 
that support a modern RISC processor, including, but not 
limited to: 
(1) Interfacing the processor data transfer protocol with 
This allows a two-fold flexibility. First, it allows any 
processor to replace the processor used in the system; 
Second, it allows hardware specifically designed for one 
processor to be interfaced to another different processor in 
(2) Memory and I/O management functions 
This allows for completely new memory allocations to be 
made at any time. For example, many computers require that 
all system RAMs are of the same type. Thus, when RAM is 
3s upgraded, all the system RAMs have to be of the same type. 
Therefore, for example, in order to upgrade from 4 MB to 16 
MB of DRAM, all RAMs need to be of 16 MB size. This 
makes the original 4 MB RAMs unusable and obsolete. The 
present invention overcomes this problem. The system user 
40 can reprogram the system-user hardware so that system 
resources can be controlled and reconfigured to use both the 
existing RAM in an upgrade and the newly installed possi- 
bly different RAM. 
(3) System interrupt resource management 
The present invention allows the number of interrupts to 
be optimized for needed system performance. The number 
of allowed interrupts is increased when the system interfaces 
to a large amount of hardware devices. On the other hand, 
the number of interrupts is decreased when the system needs 
Anumber of capabilities become possible by having these 
system hardware functions implementation in program- 
mable hardware. One significant capability is the ability to 
implement only the necessary system hardware for a specific 
External device data transfer protocols can be converted 
to the processor data transfer protocol in the system-user 
programmable hardware, enabling interfaces to existing bus 
architectures. Depending on the definition of system 
60 devices, control of peripherals such as mass storage, 
displays, etc. can be included in the system-user program- 
mable hardware. 
By defining a data transfer protocol for the programmable 
hardware composed of generic READ, WRITE and 
65 ADDRESS signals, a flexible control bus is developed to 
interface to a processor. This conversion from the system 
processor control signals to a generic programmable hard- 
zs system and peripheral hardware 
30 the current system configuration. 
4s 
SO to optimize for speed or other functions. 
ss operating environment. 
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ware control bus is consigned to the system-user. Indeed this interface techniques not yet designed to be implemented at 
system user to programmable interface can be implemented any time, and indeed replaced as needed in time to allow for 
currently with 64 bit or wider buses in mind, so that when maximum connectivity. 
such busses are available, the system hardware can be (2) Specialized system specific, hardware resources such 
reprogrammed to accept the wider bus. 5 as, event timers, real time clocks, serial, parallel 
2. Application-User Programmable Hardware keyboard, and mouse interfaces. Various disk drive, 
The application-user programmable hardware allows display, and CD-ROM controllers, audio modem, and 
application users to design efficient algorithms or applica- phone interfaces, along with power saving functions. 
tions in hardware to achieve complex hardware-software Interface between Partitioned SystemiApplication Hardware 
An interface is preferably used to interconnect the parti- 
one unique aspect is that the system hardware configu- tioned system-user hardware and application hardware for a 
hardware configuration includes, for example, the specifics programmable hardware 
WRITE and ADDRESS signals, a flexible control bus is of a processor used and what other hardware functions are developed to interface to system-user hardware including a 
processor. This conversion from the system processor con- configured in application-user hardware. 
pro- trol signals to a generic programmable hardware control bus 
vides flexibility for application users to implement time is consigned to the system-user, Indeed this system to 
involving sequential measurements of temperature and pres- 64 bit or wider buses in mind, so that when such busses are 
Sure is carried out by first configuring the system hardware 20 available, the system hardware can be reprogrammed to 
resources to measure the temperature with a temperature accept the wider bus. 
sensor controlled by the computer. As the temperature The following are factors that can be included in forming 
measurements terminates, the system can use the same the interface between the system-user hardware and 
system hardware resources or at least a portion of the application-user hardware: 
components that are used for temperature measurements by 2s (1) Address, data and control busses are connected to 
reprogramming to support the pressure measurements. Such system-user hardware and application-user hardware. 
sharing of the reprogrammable hardware can significantly (2) The interface allows the programmable system hard- 
reduces the amount of hardware needed in a system, thus ware to communicate with programmable application 
reducing the cost, volume, and mass of a system. This hardware through a decode logic. An N-bit address 
unique hardware partition and programmability reduce the 30 communication can be implemented between the par- 
number of hardware components that are needed, resulting titioned hardware portions to allow 2'" address loca- 
in a simpler system with reduced volume and weight without tions to be accessed. In a prototype system described 
sacrificing functionality. herein, a 4-bit address is used to address up to 16 
Data compression is an important user application. For devices. A command/status register can be imple- 
example, the amount of data collected by spacecraft in a 3s mented to control or command the hardware board, 
space mission is usually large. Storage of data on board allowing feedback of status back to the processor. The 
requires high capacity storage devices and the speed of data command/status register can be in form of internal 
transmission to a ground station is usually restricted by the registers connected to the control line of the system bus 
limited bandwidth of the available communication channels. 202. 
Thus, it is desirable to compress the data to save storage 40 Coordinating Reprogrammable Hardware with Operating 
space and increase the transmission speed. In a typical space 
mission, multiple sensors of different types are used to A registry of programmable hardware resources (e.g., 
collect data. Data from some sensors require high fidelity 
therefore lossless compression schemes are applied thereto. 
co-designs. 10 . 
ration is transparent to an application user, The system desired system. By defining a data transfer protocol for the 
Of generic 
The application-user programmable hardware 
hardware configurations. For a task programmable interface can be implemented currently with 
Systems 
information on RAMS or a hardware allocation table) and 
partitioning information is preferably implemented. This 
Data from some other sensors may not require high fidelity 4s optimizes use of hardware and software resources in a 
such as image data. Adifferent compression scheme may be computer system partitioned into system and application 
used with image data to achieve high compression ratio with user reprogrammable hardware in accordance with the 
possible loss of some non-critical information. Implemen- present invention. The registry of hardware resources is kept 
tation of different compression schemes usually requires on memory that is accessible to both Software and repro- 
different hardware components. In addition, different sen- so grammable Hardware for both system users and application 
sors may be used to collect different data at different phases users. 
or stages of a mission. This registry expands on the contemporary definition of a 
The present invention can be used in such a situation to system registry, allowing the reprogrammable hardware to 
include the compression hardware components into the access the registry autonomously from the software (more 
application-user hardware. Hence, the compression hard- ss specifically the operating system) so that system and appli- 
ware components can be programmed to perform a com- cation users can keep track of and optimize the program- 
activated to collect image data. In another phase of the mable hardware components. Operating system software 
mission, the same compression hardware components can be can access this system registry to inquire about the current 
reprogrammed to preform a lossless compression on data 60 state of the functions defined by the reprogrammable 
that requires high fidelity. hardware, and then request the loading of new hardware 
functions. This can be done if the hardware needed to 
included in the application-user hardware include: perform a specific task is not configured, or to reconfigure or 
load an upgrade of a new version of hardware (e.g., a new 
In addition, the system registry can benefit from the use 
of the configuration readback circuit described later in a 
pression for image data in a phase when the image sensor is mable hardware when dynamically changing new program- 
Other functions and corresponding hardware can be 
(1) Interfacing of an external data transfer protocol with 
This allows for other data transfer protocols such as PCI, 
PCMCIA, ISA, SCSI, VME, FutureBus, etc. along with 
the processor data transfer protocol 65 sound card for a PC). 
5,835,734 
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prototype system to compare actual hardware configuration 
with a desired programmable hardware configuration. If the 
actual configuration is different from the desired 
configuration, the system can correct the difference by 
reprogramming the system into the desired configuration. 
A Prototype System with Multichip Module Packaging 
A MCM based computer can be used for space missions 
with requirements for 32-bit processing power and very 
small mass and volume. There is a strong motivation for 
internal programmable hardware that would eliminate exter- 
nal hardware implementing user I/O or specialized hardware 
algorithms. The inventors built a prototype system based on 
the preferred system architecture 100. The prototype system 
describe herein is only an example for illustrating the 
present invention and some specifics thereof should not be 
construed as limitations of the present invention. 
FIG. 2 shows a block diagram of the prototype system 
200. A TRW Inc.'s RH32 processor chip set 210 is used as 
the microprocessor which provides a 32-bit RISC processor 
and two memory management units for separate instruction 
and data caching. The program memory has three memory 
devices, a 2.5 MB static RAM 222, a 640 KB EEPROM 224, 
and a 128 KB EEPROM 226 configurable by field- 
programmable gate arrays (FPGA). These memory devices 
are die stacked to reduce the system volume. The entire 
system is packed in a 2 by 4 by 0.25 inch Aluminum Nitride 
package. The prototype system has a processing power of 20 
MIPS, i.e., 2x107 instructions per second. 
The programmable hardware is implemented in a set of 
four RAM-based FPGAs manufactured by Xilinx Inc. The 
configuration data for the programmable FPGAs is stored in 
128 Kbytes of EEPROM which is accessible by the proces- 
sor 210. The EEPROM is large enough to store multiple 
(eight completely different) hardware configurations, and 
can be modified by the RH32 or other bus masters. The 
prototype system partitions the pool of FPGAs into system 
programmable hardware 230 and application programmable 
hardware 240 with about 60% of the FPGAs in system-user 
programmable hardware 230. 
FIGS. 3a-3c show the programmed system-user functions 
implemented in the prototype system 200. The system-user 
functions include: the processor to memory interfaces 
including the memory configuration or map, and the wait 
state timing required for synchronization with the processor 
(FIG. 3a), the conversion from the system processor control 
bus to the generic programmable hardware (FPGA) control 
bus (FIG. 3b), and interrupt timer management which allows 
for 16 interrupts, timers, and a real time clock (FIG. 3c). 
FIG. 3d shows a FPGA configuration read-back circuitry 
for the application-user programmable hardware. This is a 
system constraint driven by reliability in the radiation envi- 
ronment of space since space particles may alter the settings 
of logic gate arrays. The configuration read-back circuitry 
allows the programmed hardware to be compared with the 
EEPROM used to program it. This capability allows detec- 
tion of changes in the RAM-based programmable hardware 
configuration caused by Single Event Upsets (SEUs). 
The MCM prototype is constructed using nCHIP Inc.'s 
Silicon Circuit Board (SiCB) technology. The Silicon Cir- 
cuit Board is a silicon wafer with an internal de-coupling 
capacitor and routing wires deposited on silicon dioxide 
layers. This allows high-density interconnects between sys- 
8 
tem components. The SiCB's integral capacitor eliminates 
the need for numerous de-coupling capacitor die that would 
otherwise use valuable die placement area. The fine inter- 
connect wire pitch, no decoupling capacitor die, and die 
5 stacked RAM enable the packing of 33 separate die in the 
MCM. Table I shows the MCM physical characteristics 
obtained by using these choices. 
TABLE I 
I" I" 
MCM PHYSICAL CHARACTERISTICS 
Mass 100 grams 
Volume 
Number of Die 33 
Number of Package Pins 442 
Page Material Aluminum Nitride 
1.5 inches3 (2" x 4" x 0.25") 
15 Power 7.5 Watts @ 25 MHZ 
The potential problem of heat transfer in such a densely 
2o populated circuit is mitigated by use of an Aluminum Nitride 
package (e.g., manufactured by Coors), which has excellent 
thermal transfer characteristics, as well as a low coefficient 
of expansion, that prolongs the component and interconnec- 
tion life. 
FIG. 4 shows a picture of the completed MCM. The 
current implementation with Xilinx FPGAs has a limitation 
in that if function changes on a single FPGA, all functions 
need to be reloaded. This is, however, not a limitation of the 
present invention but a limitation caused by the off-the-shelf 
Partial reconfigurability can be implemented in accor- 
dance with the invention using other FPGAs. For example, 
the advancement of partial reconfigurability of an SRAM 
FPGA from companies such as Atmel, strengthens the 
35 implementation of the system user and application user 
concept, and brings the ability to have a reconfigurable 
personal computer one step closer. 
Although the invention has been described in detail with 
reference to a preferred embodiment, one of ordinary skill in 
40 the art to which this invention pertains will appreciate that 
various modifications and enhancements may be made with- 
out departing from the scope and spirit of the invention, 
which are further defined by the following claims. 
25 
30 components from Xilinx. 
What is claimed is: 
1. An electronic system, comprising: 
a central processing unit; 
a system bus having data, address, and control channels, 
connected to said central processing unit; 
a system-user hardware unit connected to said system bus 
and having a first plurality of hardware components 
that are reprogrammable, operating to configure system 
operation conditions; and 
an application-user hardware unit connected to said sys- 
tem bus and having a second plurality of hardware 
components that are reprogrammable, operating to con- 
figure application operation conditions. 
2. A system as in claim 1, further comprising an interface 
between said system-user hardware unit and application- 
45 
so 
ss 
60 user hardware component. 
* * * * *  
